

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/828,556	04/21/2004	Takashi Noma	492322017700	5433		
25227 7	590 10/25/2005		EXAM	EXAMINER		
MORRISON & FOERSTER LLP 1650 TYSONS BOULEVARD			PAREKH, NITIN			
SUITE 300	BOOLEVIAG		ART UNIT	PAPER NUMBER		
MCLEAN, VA	A 22102		2811	•		

DATE MAILED: 10/25/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application	No.	Applicant(s)				
	10/828,556		NOMA ET AL.	PM			
Office Action Summary	Examiner		Art Unit				
	Nitin Parekh		2811				
The MAILING DATE of this communical Period for Reply	tion appears on the c	over sheet with the d	correspondence addi	ress			
A SHORTENED STATUTORY PERIOD FOR WHICHEVER IS LONGER, FROM THE MAIL  - Extensions of time may be available under the provisions of 3 after SIX (6) MONTHS from the mailing date of this communic.  If NO period for reply is specified above, the maximum statuto.  Failure to reply within the set or extended period for reply will, Any reply received by the Office later than three months after earned patent term adjustment. See 37 CFR 1.704(b).	LING DATE OF THIS 7 CFR 1.136(a). In no event, cation. bry period will apply and will ex- by statute, cause the applica	COMMUNICATION however, may a reply be tire to six (6) MONTHS from tion to become ABANDONE	N. nely filed the mailing date of this com D (35 U.S.C. § 133).				
Status							
1) Responsive to communication(s) filed of	on 23 August 2005.		•				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the ments is							
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4)⊠ Claim(s) <u>1-15</u> is/are pending in the app	lication.						
4a) Of the above claim(s) <u>9-15</u> is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-8</u> is/are rejected.							
7) Claim(s) is/are objected to.	7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restrictio	n and/or election req	uirement.					
Application Papers							
9)☐ The specification is objected to by the E	xaminer.						
10)⊠ The drawing(s) filed on <u>21 April 2005</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by	the Examiner. Note	the attached Office	Action or form PTC	) <del>-</del> 152.			
Priority under 35 U.S.C. § 119							
12)⊠ Acknowledgment is made of a claim for	foreign priority unde	r 35 U.S.C. § 119(a)	)-(d) or (f).				
a)⊠ All b) Some * c) None of:							
<ol> <li>Certified copies of the priority documents have been received.</li> </ol>							
	2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s)							
1) Notice of References Cited (PTO-892)		Interview Summary					
2) Notice of Draftsperson's Patent Drawing Review (PTO 3) Information Disclosure Statement(s) (PTO-1449 or PTO-1449).		Paper No(s)/Mail Da  Notice of Informal F	ate Patent Application (PTO-1	152)			
Paper No(s)/Mail Date		Other:	, , , , , , , , , , ,	•			
J.S. Patent and Trademark Office PTOL-326 (Rev. 7-05)	Office Action Summary		Part of Paper No./	/Mail Date 6			

Art Unit: 2811

#### **DETAILED ACTION**

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamada et al. (see IDS reference: Yamada et al., US Pat. App. Pub. No. 2002/0047210) in view of Poo et al. (US Pat. 6894386).

Regarding claim 1, Yamada et al. disclose a semiconductor device comprising:

- a semiconductor chip/substrate (see top/middle chip 202 in Fig. 42)
- a first electrode/wiring formed under an insulation film (see 209 and 208
   respectively in Fig. 42) formed on a front surface of the semiconductor chip
- a second electrode/wiring (205 in Fig. 42) formed on the insulation film
- a supporting insulating layer/body bonded to the front surface (see 210 in Fig.
   42) and having an opening to expose at least part of the second wiring, and
- a third wiring (206/207 in Fig. 42) disposed on an insulation/additional insulation film (see 208 on the surface 203/204 in Fig. 42) formed on a back surface of the semiconductor chip, extending along a side surface of the semiconductor chip, and connected to the first wiring

(Fig. 42; section 0326; pp. 2-25).

Art Unit: 2811

Yamada et al. further disclose the first electrode/wiring being conventionally formed on an insulation film (see 112 and 115 respectively in Fig. 39) on the front surface of the chip (section 0303).

Yamada et al. fail to teach an adhesive layer bonding the supporting body to the front surface.

Pooet al. teach a die having a plurality of wirings wherein a passivation/adhesive layer such as polyimide (see 320 in Fig. 3D; Col. 5, line 37) provides the desired bonding of a support body layer (340 in Fig. 3D) to the front surface of the die to provide the desired adhesion and passivation (Col. 4, line 55- Col. 5, line 65).

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate the adhesive layer bonding the supporting body to the front surface of the chip as taught by Poo et al. so that the passivation/adhesion and the reliability can be improved in Yamada et al's device.

Regarding claims 2-4, Yamada et al. and Poo et al. teach substantially the entire claimed structure as applied to claim 1 above, wherein Yamada et al. further disclose a connection member/conductive terminal (see 211 in Fig. 42; section 0326) comprising a projecting electrode terminal in a form of a metal ball/solder bump (see 306 in Fig. 52; section 0375) being disposed on the third wiring.

Art Unit: 2811

Regarding claims 5-8, Yamada et al. and Poo et al. teach substantially the entire claimed structure as applied to claims 1-4 above, wherein Yamada et al. further disclose a stacked device having a second semiconductor chip/device being disposed on the first semiconductor device such that the conductive terminal on the back surface of the second semiconductor chip is connected to the second electrode/wiring of the first semiconductor device through the opening of the supporting insulating layer/body (see the stacked structure in Fig. 42 having a plurality of chips 202 including top two chips, each chip having respective electrode/wiring, terminals and insulating/supporting films).

## Response to Arguments

2. Applicant's arguments with respect to claims 1-8 have been considered but are most in view of the new ground(s) of rejection.

### Conclusion

3. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not

Art Unit: 2811

mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nitin Parekh whose telephone number is 571-272-1663. The examiner can normally be reached on 09:00AM-05:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's acting supervisor, Eddie Lee can be reached on 571-272-1732.

The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAN or Public PAG. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAG system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). Any inquiry of a general nature or relating to the

Art Unit: 2811

status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

NP

NITIN PAREKH

10-21-05

PRIMARY EXAMINER

**TECHNOLOGY CENTER 2800**